Abstract-In this paper, a low parasitic inductance SiC power module with double-sided cooling is designed and compared with a baseline double-sided cooled module. With the unique 3D layout utilizing vertical interconnection, the power loop inductance is effectively reduced without sacrificing the thermal performance. Both simulations and experiments are carried out to validate the design. Q3D simulation results show a power loop inductance of 1.63 nH, verified by the experiment, indicating more than 60% reduction of power loop inductance compared with the baseline module. With 0Ω external gate resistance turn-off at 600V, the voltage overshoot is less than 9% of the bus voltage at a load of 44.6A.
INTRODUCTION
The power loop parasitic inductance induced by the interconnections in packaging can lead to large voltage spikes during turn-off transients of active switches. The undesired voltage spikes can potentially exceed the device's voltage ratings and have significant impact on the safe operation of fast switching devices such as SiC and GaN [1, 2] . Therefore, it is meaningful to reduce the parasitic inductance in the module design stage to mitigate the voltage spikes without sacrificing the switching speed.
Previously, several different low parasitic power modules have been designed. In reference [3] , a low parasitic single switch SiC power module is realized with power overlay. A phase leg configuration can be implemented with the aid of a specially designed blade connectors. The power loop inductance is 5 nH, and laminated busbar can be connected to the module. In reference [4, 5] , low parasitic phase leg modules are built utilizing the P-cell and N-cell concepts. The loop inductances of these modules are 6.5 nH and 4.8 nH respectively. Utilizing gold stud bump and placing PCB on top of the devices, reference [6] further reduced the parasitic inductance to 0.86 nH by confining the commutation loop area within the thickness of device. Similarly, reference [7] also minimized the commutation loop area by implementing a specialized triple-conductor doubleceramic multi-layer substrate. Laminated busbar is utilized, and the loop inductance is 4.5 nH.
However, as summarized in Table І , all these previous designs are only capable of single-sided cooling and it is desirable to design a module with both low parasitic inductance and good thermal performance. Double-sided cooled module can effectively improve the thermal performance of the power module. However, the parasitic inductances are not optimized in some of the existing double-sided cooled module summarized in Table Ⅱ . In a Si IGBT double-sided cooled module [8] , single switch is cooled from both sides. However, long copper bars are used in order to realize a phase leg configuration resulting in a large value of parasitic inductance. In another SiC double-sided cooled module [9] , the commutation loop area is still large as it is not confined to the thickness level of the device. Based on the resin mold module design in [8] , a recent commercial low parasitic (7.5 nH) SiC module is developed by confining the commutation loop in the thickness level of the device [10] . However, thermal grease is required as heat spreader is used in the resin mold module thus limiting its thermal performance. In reference [11] , a low parasitic Si IGBT module is designed with double-sided cooling.
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Utilizing double-etching and three-layer copper substrate, the loop area is minimized. However, the design is complicated and not cost-effective as double-etching and multi-layer substrates are required.
In this paper, a low parasitic inductance SiC power module with double-sided cooling is designed by utilizing two conventional cost-effective substrates. By designing the layout and pattern of the two substrates, low parasitic inductance is achieved and each device can be cooled from both sides. In the following sections, the new design will be discussed and compared with a baseline un-optimized double-sided cooled power module. Both simulation and experiment are done to validate the new design. 
II. DESIGN OF THE LOW PARASITIC INDUCTANCE SIC POWER MODULE WITH DOUBLE-SIDED COOLING
The goal of the design is to achieve a low parasitic power module with double-sided cooling. To ensure double-sided cooling, each device needs to be in direct contact with both top and bottom substrates. In terms of reducing turn-off voltage spikes, minimizing the commutation loop area and placing decoupling capacitors in the module are of vital importance [2] .
To reduce the commutation loop area, a special island substrate layout is designed. Fig. 1 shows the structure layout comparison of a previously designed double-sided cooled module and the new design. The X-Y-Z coordinates are defined such that the devices are distributed in the X-Y plane for both designs. The Z-axis is utilized to realize vertical interconnections and achieve double-sided cooling.
In the baseline module, the commutation loop is formed in the X-Y plane as shown in Fig. 1 (a) . Since the device's width and length are usually large (in the range of several mm ) compared with its thickness (in the range of several hundreds of μm), the resulting commutation loop covers a large area in the projection of X-Y plane. To reduce the loop area in the new design, the commutation loop is shifted to X-Z plane with the aid of an island substrate layout. To be specific, the upper switch MOSFET and lower switch diode are initially placed close to each other following the P-N cells design concept. Then a dedicated island is patterned in the substrate, and a copper-molly composite shim is used as an interconnection between the top substrate and bottom substrate. With this island design pattern and vertical interconnection, the commutation loop is projected on to the X-Z plane. As a result, the commutation loop area is reduced as it is restricted within the thickness level of devices. However, as pointed out in references [2, 6, 12] , the parasitic inductance of terminal connections and external bus bar will also contribute to the total power loop inductance. Although the parasitic inductance of the power module itself is small, the voltage overshoot can be large if the parasitic inductance outside the modules are not decoupled. Adding decoupling capacitors on the module's DC bus terminal side can effectively offset the parasitic inductances caused by external circuit layout. Therefore, in the module design stage, it is important to integrate decoupling capacitors in the module as well.
In this design, a 7oz two-layer PCB with controlled thickness is used to solve this issue. Fig. 2 illustrates the whole structure of the low parasitic double-sided cooled power module together with its circuit diagram. The decoupling capacitors are easily soldered on a short laminated PCB bus bar and the PCB is closely soldered to the bus terminals of the power module.
Another function of the PCB bus bar is to realize easy connection of the power module with outside bus bars. As can be seen from Fig. 2 , the connection with external bus bars can be implemented through screw-hole connections at the other end of the short PCB.
As discussed above, two conventional cost-effective AlN substrates are patterned to obtain low parasitic inductance. Phase leg configuration is realized where two 1200V SiC MOSFETS and one anti-paralleled 1200V SiC Schottky diode together forms one switch. The MOSFETs and diodes are specially designed: both sides of the device are metallized and solderable. Gate connections are implemented with 5 mil bond wires. The whole commutation loop is shown in Fig. 3 assuming current is going from positive bus to negative bus. As can be seen, the loop area is greatly reduced as it is shifted to X-Z plane.
III. SIMULATION RESULTS
The mechanical layouts of the baseline module and new double-sided cooled module are imported into Ansys Q3D. Then the materials are added, and the power loop inductance values are simulated as summarized in Table 3 . As can be seen, the power loop inductance is reduced from 6.03 nH to 1.63 nH. More than 70% reduction is achieved in the new design. Fig. 4 illustrates the current density distributions for both modules. The loop area of the baseline module is also illustrated as indicated by the black solid line. It can be observed that the commutation loop in the previous design is in the X-Y plane and contours a large area. On the contrary, as has been discussed in detail in the previous section, the loop area in newly designed module is confined in the Z-axis where the device's thickness is marginal.
IV. EXPERIMENT RESULTS
Both the baseline module and low parasitic module are fabricated for experimental comparisons. At this initial design stage, only one SiC schottky diode is used as upper switch and one SiC MOSFET is soldered as the lower switch. Double pulse tests are performed to characterize the lower MOSFET's switching performance and extract the module's parasitic inductance. 5 shows the fabricated power modules without pin-fin heatsinks. For the low parasitic power module, the PCB bus bar is soldered in the same process the devices are soldered. The exposed pads on the PCB are used for soldering decoupling capacitors. Notice that each module is fabricated with access to the device's drain-source voltage , directly through a kelvin connection. The kelvin drain-source voltage is only connected to passive voltage probe for sensing. Therefore, little current will be introduced in the sensing loop and , can represent the real voltages across the device during switching transients. Meanwhile, as shown in Fig. 5 , the voltage across the P, N terminals _ will also be recorded in experiment. Fig.6 shows the circuit diagrams of each power module together with these two voltage sensing points indicated. For the baseline module shown in Fig. 6 (a) , the decoupling capacitors are located on the testing board and the drain-source current of the MOSFET can be obtained from the shunt. Only parasitic inductance and resistance of the package exist in between those two voltage sensing points. Therefore, with a knowledge of the rate of change of current during turn-off, the parasitic inductance of the power can be extracted directly by comparing the Kelvin sensed drain-source voltage _ with the terminal voltage _ . Fig. 7 illustrates the dedicated experiment set-up used to extract the parasitic inductance of the baseline module. Aside from the film decoupling capacitors, surface mounted ceramic capacitors are soldered on the back side of the printed circuit board to form a two-stage decoupling network. Double pulse test is done at 600V DC bus, and Fig. 8 shows the turn-off waveforms at 46A with a turn-off gate resistor of 10Ω. The di/dt rate is calculated to be -4.08 A/ns and corresponding voltage difference is 26.90V. Therefore, the parasitic inductance of the baseline module is calculated to be: = = 26.9V/(4.08A/ns) = 6.59 nH (1)
Compared with the simulation result in Table Ⅲ , less than 10% difference is obtained. Similar parasitic extraction approach can be applied to the low parasitic power module if the decoupling capacitors are not added as indicated by the dashed line in Fig. 6 (b) . However, even without soldering the decoupling capacitors, the extracted parasitic inductance will differ from the module's power loop inductance. In fact for the low parasitic module circuit, consists of two parts: the power loop inductance of the power module and the parasitic inductance of the short PCB busbar . Simply applying the same method will not provide an accurate inductance value of the power module. Therefore, a frequency domain analysis approach is used instead to extract the parasitic inductance of the power module solely.
To implement frequency domain analysis, six 1 kV 0.15 uF ceramic decoupling capacitors are soldered as shown in Fig. 9 . The capacitance of is selected such that the voltage across the decoupling capacitor is unchanged during the turn-off switching transients making this decoupling path effectively short at high frequency. In this way, the ringing frequency of the Kelvin drain-source voltage _ will be mainly determined by the power loop inductance of the newly designed module and the junction capacitance of the device at bus voltage.
Similar to Fig. 7 , the double pulse test bench for evaluating the parasitic inductance of the new module is shown in Fig. 10 . The same gate drive circuits are used but the gate resistors are varied. Fig. 11 illustrates the experiment turn-off waveforms of the lower switch at 600 V with an external gate resistance of 5Ω. The load current is set to 44.6 A. The blue curve indicates the terminal voltage _ , and as expected its value is unchanged during the turn-off switching transients. The red curve ( _ ) denotes the real voltage across the devices which peaks to 638V under this above mentioned conditions. The ringing frequency of _ is calculated to be 210.5 MHz based on the experiment waveform. At 600V, the device's junction capacitance is read to 220 pF according to the datasheet (CPM2-1200-0025B), and its value is almost unchanged when drain-source voltage is above 500V. Correspondingly, the parasitic inductance of the module is calculated to be:
As can be observed, the extracted parasitic inductance in experiment is larger than the simulation result. One of the explanations is due to the discrepancy that two MOSFETs in parallel are simulated in Q3D while the real fabricated module only has one MOSFET. Another experiment is carried out for the same module where the external gate resistance is further reduced to 0Ω at the same DC bus voltage and load condition. Fig. 12 shows the waveforms. Compared with Fig. 11 , the voltage overshoot is increased from 638 V to 654 V. Still, the overshoot voltage is less than 9% of the DC bus voltage at a load current of 44.6 A.
V. CONCLUSION AND FUTURE WORK
In this paper, the design of a low parasitic inductance SiC power module with double-sided cooling is explained in detail. By introducing the island substrate layout design with vertical interconnection and implementing decoupling capacitors with PCB busbar, the power loop inductance of the power module is effectively reduced.
Simulation result shows a 70% reduction in parasitic inductance compared with a previously designed baseline double-sided power module.
Dedicated double pulse test boards are designed to extract the parasitic inductance of each module experimentally. The experiment result shows a good agreement with the simulation result for baseline module (6.03 nH in simulation and 6.59 nH from experiment). For the low parasitic module, the extracted parasitic inductance is 2.6 nH compared with 1.63 nH in simulation. From the experiment result, more than 60% parasitic inductance reduction is achieved with the new design.
In terms of future work, a phase leg module with two MOSFETs in parallel is to be fabricated for testing. The parasitic inductance of two devices in parallel is to be extracted experimentally and compared with simulation results. Meanwhile, the characterization of the thermal performance and evaluation of thermal-mechanical stress for the new design needs to be studied as well.
